The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Consolidate Communications, Network Workloads on One ArchitectureWhite Paper: An Effective Approach for Reducing CapEx and OpExThe explosion of global network traffic driven by consumer demand for mobile rich content anytime, anywhere, and the need to rapidly introduce new revenue generating services is driving service providers to carefully scrutinize future network capital expenditures (CapEx). At the same time, network infrastructure energy costs are spiraling higher and driving up operational expenditures (OpEx). Faced with increasing CapEx and OpEx, service providers are looking for telecom and networking solutions delivering both optimized cost/performance and energy efficiency.How can telecom equipment manufacturers reduce their customers’ CapEx and OpEx? Now, there’s a compelling architecture that offers scalable platform choices for consolidating workloads on a single architecture that dramatically reduces development effort, power consumption and time to market. Traditionally, network elements run different workloads on different hardware architectures, like packet processing on network processors and control and application processing on general purpose processors. Today, all of these workloads can be consolidated onto a single architecture, thanks to the extraordinary performance gains from Intel® multi-core technology. Application, control plane and packet processing are already running on Intel® Architecture Processors. In addition, Intel is adding new instructions and optimized software libraries to further enhance signal processing performance and is on a path to deliver workload consolidation for application, control plane, packet and signal processing.Workload consolidation lowers development costs by creating more software reuse opportunities and simplifying the tool chain, which boosts efficiency, reduces training time, decreases license fees and enables programmers to work on any system function. Moreover, moving to a single architecture eliminates many integration and validation issues, saving time and effort. If equipment manufacturers want to avoid hardware development altogether, they can use commercial, off-the-shelf (COTS) boards available from Intel’s broad and experienced ecosystem.Read the full Consolidate Communications White Paper.
Provides an overview of heterogeneous architecture and power-performance.
Demonstrates 3D scanner technology powered by an Intel® processor.
Shadow puppet performance demos the use of Intel® Atom™ processors in puppet control; part 1.
Backstage view of a shadow puppet performance reveals the Intel® Atom™ processor-based robots; part 2.
Discusses some of the major problems with firmware development and validation.
Describes current research activities including embedded system design, verification, and testing.