The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Intel Developer Forum 22nm News FactsNews Fact Sheet: Intel Developer Forum 22-nm News Facts Sept. 22, 2009Intel Corporation is holding its Intel Developer Forum in San Francisco from Sept. 22-24. Paul Otellini, Intel president and CEO, today displayed the world’s first working chips built on 22-nm process technology. Intel continues to relentlessly pursue Moore’s Law and provide its benefits to end users. Marking the third generation of high-k metal gate transistors, this event comes two years after Intel demonstrated working test circuits on the previous 32-nm generation, and validates that Moore's Law continues well past the point when experts had predicted that the industry would hit a scaling wall. • SRAMs are used as test vehicles to demonstrate technology performance, process yield, and chip reliability prior to ramping processors and other logic chips that will use the given manufacturing process. Intel is now in full development mode on 22-nm and on pace to continue the company’s “tick- tock” model into the next generation. • The 22-nm test circuits include both SRAM memory and logic circuits to be used on 22-nm microprocessors. • SRAM cells of 0.108 and 0.092 square microns function in an array totaling 364 million bits. The 0.108 square micron cell is optimized for low voltage operation. The .092 square micron cell is optimized for high density and is the smallest SRAM cell in working circuits reported to date. Read the full 22-nm News Facts Sheet.