The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Presentation: Challenges and Innovations in Nano‐CMOS Transistor ScalingIntel’s Tahir Ghani reviews traditional scaling, modern innovations, and future challenges and options for Nano‐CMOS Transistor ScalingOutlineTraditional Scaling• Traditional Scaling Limiters• Intel’s ResponsePost Traditional-Scaling Innovations• Mobility Booter: Uniaxial Strain• Poly Depletion Elimination: Metal Gate• Gate Leakage Reduction: HiKFuture Challenges and Options•Power Limitation•Potential New Transistor Structures and MaterialsRead the full Challenges and Innovations in Nano‐CMOS Transistor Scaling Presentation.
Video shows storage possibilities powered by Intel® Architecture
Intel 3-D transistors manufactured at 22nm ensure the pace of technology advancement for years to come.
See how three Intel® Atom™ chips manage calculations behind propulsion system in BLOODHOUND SSC.
John Cormican, demonstrates Intel® Virtualization Technology at Embedded World 2010.
Intel presents Cedar Trail next-gen Atom™ platform at IDF 2011.
Introducing Jasper Forest: the newest addition to the Intel® Xeon® processor family.